Atom has a solid technical team with international culture. Our core team is from top-tier IC design companies and world-class universities. Atom focuses on developing top-notch analog, and mixed-signal chip products. Currently, we have 3 working sites in Hong Kong, Shenzhen, and Shanghai. All sites are located at the technology center of these cities. We invite excellent designers to join our venture. We have openings at different levels in various specific areas.
Senior / Digital IC Design Engineer
Job information：
1.Perform Logic Design, develop RTL codes and complete design verification for modules based on system specifications ;
2.Complete logic synthesis and timing analysis. Perform post-synthesis verification;
3.Support back-end engineers for place and route of modules ;
4.Support analog design engineer for mixed-signal co-simulation;
5.Prepare design review documents and participate in review;
6.Define test plan for bench test and automated test.
Job Requirements:
1.Bachelor degree or above in microelectronics, physics, electronic engineering and other related majors;
2.For bachelor candidates, more than 3 years of digital design related experience is recommended; For master candidates, more than 2 years of related experience; For PhD candidates, fresh graduates with digital design related research experience can be considered;
3.Have the design experience with ARM related modules, such as I2C, UART, GPIO, Single-wired port, memory interface etc, is considered to have advantage;
4.Candidate with backend experience is considered to have advantage;
5.Familiar with Synopsys tools and Cadence tools;
6.Capable of self-learning, have innovative spirits, possess good communication skills and team spirit. Able to co-operate and work closely with remote team members;
7.Be honest, strong sense of responsibility and integrity.
Senior / Analog IC Design Engineer
Job information：
1.Build analog component model, transistor-level circuit design, simulation and verification ;
2.Complete critical layout design and supervise layout team member, perform post layout verification;
3.Prepare design review documents and participate in review ;
4.Define test plan for bench test and automated test.
Job Requirements:
1.Bachelor degree or above in microelectronics, physics, electronic engineering and other related majors;
2.Recommended for bachelor level candidates to have more than 3 years analog design experience; for master level candidates, more than 2 years experience; For PhD candidates, fresh graduates with analog IC related research experience can be considered;
3.Experience in layout design, and successful tape out and testing is a highly recommended;
4.Have the following analysis and design experience of one or multiple analog circuit modules: operational amplifier, switched capacitor circuit, reference voltage circuit, on-chip power supply, PLL clock circuit, ADC, DAC, ESD circuit, I/O PAD circuit;
5.Familiar with using cadence simulation and layout tool;
6.Familiar with the structure, technique and principles of CMOS analog circuits; design and verification process of functional blocks;
7.Capable of self-learning, have innovative spirits, possess good communication skills and team spirit. Able to co-operate and work closely with remote team members;
8.Be honest, strong sense of responsibility and integrity.
Digital System Verification Internship
Job information：
1.Perform system-level studies on processor architecture performance;
2.Perform system-level studies on digital systems;
3.Perform system-level verifications for digital systems;
Job Requirements:
1.Senior undergraduate or postgraduate students in the area of EE, CPEG, or CS;
2.Good GPA record;
3.Familiar with relevant courses, including computer organization, digital signal processing;
4.Excellent at C programming, and C++ object-oriented programming;
5.Knowing Verilog programming is a plus;
6.Enthusiastic about work and research.
If you are interested to join us, please fill in your information in the form below and we will get back to you as soon as possible.
Digital IC design engineer (back-end)
Job information：
1. Responsible for the back-end implementation of digital design, including layout, timing sign-off, power sign-off.
2. Work closely with front-end engineers to optimize timing/area/power consumption, and perform static timing analysis
3. Optimize and verify the layout of the tape-out (including parasitic parameter extraction, ECO, DRC, LVS)
4. Analysis and optimization of voltage drop, optimization of parasitic parameters and optimization of chip size
5. Static timing analysis and timing correction
6. Formal verification
Job Requirements:
1. A full-time master's degree in electronics, or an excellent undergraduate majoring in microelectronics 211/985;
2. Have a solid foundation of digital circuits;
3. Having back-end layout and successful tape out experience is preferred;
4. Experience in Synopsys or Cadence back-end implementation tools and processes is preferred;
5. Those with ARM related experience are preferred;
6. Have professionalism, teamwork spirit and good communication skills, be pragmatic, serious, and diligent.
Digital IC Design Engineer (Intern)
Your content goes here. Edit or remove this text inline or in the module Content settings. You can also style every aspect of this content in the module Design settings and even apply custom CSS to this text in the module Advanced settings.
Analog IC design engineer
Your content goes here. Edit or remove this text inline or in the module Content settings. You can also style every aspect of this content in the module Design settings and even apply custom CSS to this text in the module Advanced settings.
IC Product Manager
Your content goes here. Edit or remove this text inline or in the module Content settings. You can also style every aspect of this content in the module Design settings and even apply custom CSS to this text in the module Advanced settings.
If you are interested to join us, please fill in your information in the form below and we will get back to you as soon as possible.
Digital IC design engineer (back-end)
Job information：
1. Responsible for the back-end implementation of digital design, including layout, timing sign-off, power sign-off.
2. Work closely with front-end engineers to optimize timing/area/power consumption, and perform static timing analysis
3. Optimize and verify the layout of the tape-out (including parasitic parameter extraction, ECO, DRC, LVS)
4. Analysis and optimization of voltage drop, optimization of parasitic parameters and optimization of chip size
5. Static timing analysis and timing correction
6. Formal verification
Job Requirements:
1. A full-time master's degree in electronics, or an excellent undergraduate majoring in microelectronics 211/985;
2. Have a solid foundation of digital circuits;
3. Having back-end layout and successful tape out experience is preferred;
4. Experience in Synopsys or Cadence back-end implementation tools and processes is preferred;
5. Those with ARM related experience are preferred;
6. Have professionalism, teamwork spirit and good communication skills, be pragmatic, serious, and diligent.
Digital IC Design Engineer (Intern)
Your content goes here. Edit or remove this text inline or in the module Content settings. You can also style every aspect of this content in the module Design settings and even apply custom CSS to this text in the module Advanced settings.
Analog IC design engineer
Your content goes here. Edit or remove this text inline or in the module Content settings. You can also style every aspect of this content in the module Design settings and even apply custom CSS to this text in the module Advanced settings.
IC Product Manager
Your content goes here. Edit or remove this text inline or in the module Content settings. You can also style every aspect of this content in the module Design settings and even apply custom CSS to this text in the module Advanced settings.
If you are interested to join us, please fill in your information in the form below and we will get back to you as soon as possible.